

FIG. 1A

S.A.	DRAM SUB-ARRAY DSA ₁	ROW R ₁	COLUMN DECODER	ROW R ₂	DRAM SUB-ARRAY DSA ₂	S.A.	DRAM SUB-ARRAY DSA ₃	ROW R ₃	COLUMN DECODER
		TAG ₁		TAG ₂				TAG ₃	
	ROW DECODER	REGISTER CONTROL & ADDRESS CONTROL			ROW DECODER		ROW DECODER		

FIG.1B




FIG. 2




FIG. 3




FIG.4

S.A.	DRAM SUB-ARRAY DSA ₁	RC ₁	DRAM SUB-ARRAY	RC ₂	S.A.	DRAM SUB-ARRAY DSA ₂	DRAM SUB-ARRAY DSA ₃	RC ₃	COLUMN DECODER
		ROW R ₁		ROW R ₂				ROW R ₃	
		TAG ₁		TAG ₂				TAG ₃	
	ROW DECODER	REGISTER CONTROL & ADDRESS CONTROL			ROW DECODER	ROW DECODER			

FIG.5




FIG.6




FIG. 7




FIG.8